[转]iMPACT Spartan-6 FPGA - "WARNING:iMPACT:2217-Error shows in the status register, CRC Error bit is Not 0"


AR# 45304

iMPACT Spartan-6 FPGA - "WARNING:iMPACT:2217-Error shows in the status register, CRC Error bit is Not 0"

https://www.xilinx.com/support/answers/45304.html

 

Description

If I program a Spartan-6 device using iMPACT, the following message occurs:

WARNING:iMPACT:2217-Error shows in the status register, CRC Error bit is Not 0

Configuration completes successfully and DONE goes High on the board.

Why does this message appear?

Solution

If you have "Security Level = 1" or "Security Level = 0" set in your BitGen options, then you might see this warning.

For Spartan-6 FPGA:

Security level: 

  • Level0: SBITS=00: R/W OK (default)
  • Level1: SBITS=01: Permits only ICAP readback
  • Level2: SBITS=10: All readback disabled

 

The status register is covered by this security setting as it is a config register.

It is expected that it will not be readable with security set, so this warning is flagged.

The warning can be ignored if you have these settings.


免责声明!

本站转载的文章为个人学习借鉴使用,本站对版权不负任何法律责任。如果侵犯了您的隐私权益,请联系本站邮箱yoyou2525@163.com删除。



 
粤ICP备18138465号  © 2018-2025 CODEPRJ.COM