關於multicycle path


SLOW-to-FAST

默認情況下檢查的是:

 

 

 如果只設setup的multicycle path,即

set_multicycle_path 2 -setup -end -from CLK1 -to CLK2

 

 

 如果setup/hold都是默認的setup用end,hold用start,即(錯誤的)

set_multicycle_path 2 -setup -end -from CLK1 -to CLK2

set_multicycle_path 1 -hold -start -from CLK1 -to CLK2

 

 

 正確的設置應該是:

set_multicycle_path 2 -setup -end -from CLK1 -to CLK2

set_multicycle_path 1 -hold -end -from CLK1 -to CLK2

 

 即對於hold,-start是將start clock像向后移,-end是將end clock向前移

FAST-to-SLOW

默認情況下檢查的是:

 

如果只setup multicyle

set_multicycle_path 2 -setup -start -from CLK1 -to CLK2

 正確的設置應該是:

set_multicycle_path 2 -setup -start -from CLK1 -to CLK2

set_multicycle_path 1 -hold -start -from CLK1 -to CLK2

 

 即對於setup,-start是將start clock像向前移,-end是將end clock向后移

 

 

 

To set a multicycle maximum path, you can either move the end clock forward or
the start clock backward. To set a multicycle minimum path, you can either move
the end clock backward or the start clock forward. You control the movement by
using the -end and -start switches. By default, set_multicycle_path moves the
end clock for the max path and the start clock for the min path. For a single
clock domain path, there is no need to specify the -end or -start option (it
has no effect). But for a crossing domain path, moving the start clock forward
one cycle is not equal to moving the end clock backward one cycle. The different
options give totally different timing windows.


免責聲明!

本站轉載的文章為個人學習借鑒使用,本站對版權不負任何法律責任。如果侵犯了您的隱私權益,請聯系本站郵箱yoyou2525@163.com刪除。



 
粵ICP備18138465號   © 2018-2025 CODEPRJ.COM